



Computing with nanowires: A neural architecture

Supriyo Bandyopadhyay and Koray Karahaliloglu
Dept. of Electrical & Computer Engineering
Virginia Commonwealth University
Richmond, VA 23284, USA



NSF- NIRT



- Vwani Roychowdhury – UCLA
- David Janes – Purdue
- Sina Balkir – Univ. Nebraska
- Natale Ianno – Univ. Nebraska
- Frazer Williams – Univ. Nebraska
- Kang Wang – UCLA
- Pinaki Mazumder – Univ. Michigan


Current students

- ❖ Sandipan Pramanik
- ❖ Sridhar Patibandla




The workhorse of modern electronics
has been the celebrated MOSFET....

Production Transistors Smaller Than Virus



Si transistor in the 90nm
logic technology node:
currently in production





Influenza virus

Source: CDC

Courtesy: Suman Datta, Intel Corp.

Experimental 10nm Si MOS Transistor



- 10nm transistor still behaves like a transistor !
But barely... Gain < 1
Courtesy: Suman Datta, Intel Corp.

Silicon Transistor Scaling and Moore's Law will Continue through 2015

90nm Node
2003




50nm Length

65nm Node
P1264
2005




30nm
Prototype

45nm Node
P1266
2007




20nm Prototype

32nm Node
2009



15nm Prototype


22nm Node
2011



10nm Prototype


New materials
integrated
onto Si

16 nm node
2013



7nm
C-nanotube
Prototype

11nm node
2015



5nm
Si-Nanowire
Prototype

New electronic materials, nano-technologies and nano-architecture introduced along the way



-
- Silicon CMOS – perhaps augmented by CNT devices – will probably continue till 2015
 - ...But cost will likely balloon



- Discard the transistor paradigm..
- “Compute” with 2 terminal nanodevices such as quantum wires and quantum dots which are incomparably easier to fabricate
- 2-terminal devices will not have “gain” or “isolation between input and output terminals” so that Boolean logic will not be appropriate
- Adopt radically different architectures... e.g. neural or CA
- Specially appropriate for nanoelectronics... Nanodevices are rather irreproducible and error-prone. Neural architectures work on the basis of collective computational models. Therefore, naturally fault-tolerant.




First proposed in 1996:

V. P. Roychowdhury, D. B. Janes and S. Bandyopadhyay, IEEE T-ED, 43, 1688 (1996)


Review

S. Bandyopadhyay, V. P. Roychowdhury and D. B. Janes, “Chemically self assembled nanoelectronic computing networks” in Quantum Based Devices and Systems, Eds. M. Stroscio and M. Dutta, World Scientific, Singapore, (1998), Chapter 1.






- A 2-D array of nanoparticles on a non-ohmic substrate whose I-V characteristic has a non-monotonic non-linearity, e.g. an NDR.
- Each nanoparticle is resistively and capacitively linked to its nearest neighbor nanoparticles




A “bottom up” approach to electronics




Dot pair circuit model

Network Connectivity (Top view):





NDR piecewise model



What can this “bottom up” architecture do?



- Given the NDR characteristic, this architecture generates
 - The STM model of neural networks (associative memory)
 - Can do image processing with an unprecedented density of 10^{10} pixels/cm²
 - Can solve combinatorial optimization problems (exploiting single electron charging effects), e.g. the traveling salesman problem
 - Boolean logic circuits (NAND and NOR gates). *V. P. Roychowdhury, D. B. Janes and S. Bandyopadhyay, Proc. IEEE, 85, 574 (1997).*
 - Mimics biological systems... replicates the Fitzhugh-Nagumo model of impulse propagation along nerve cell membranes
 - Propagates trigger waves, etc.



$$C_{s1}dV_1/dt + J_{s1}(V_1) + C_{12}d(V_2 - V_1)/dt + G_{12}(V_2 - V_1) = 0$$


$$C_{s2}dV_2/dt + J_{s2}(V_2) + C_{12}d(V_1 - V_2)/dt + G_{12}(V_1 - V_2) = 0$$






- Applications are realized all by hardware.. Almost no software involved. Hence special purpose architectures and blazing fast.
- Very little power consumption.
 - Pentium IV dissipates $\sim 100 \text{ W/cm}^2$ with a device density $< 10^9/\text{cm}^2$
 - QNN dissipates $\sim 1\text{-}10 \text{ W/cm}^2$ with a device density of $10^{11}/\text{cm}^2$





Mediaeval
Beaker
Electrochemistry














N-type




S-type



- MIS diode
- Has a thyristor type characteristic with an S-type NDR




*Peak to valley
ratio = 19:1 at
300 K*






- So we have the NDR and can measure the peak current and the “slopes”
- What about
 - C_{si}
 - G_{ij}
 - C_{ij}



(a)



(b)

*Contact area is
 1 mm^2*

Wire density is
 10^{11} cm^{-2} , so that
 10^9 wires are
contacted


Capacitance per
wire is 0.5 aF

N. Kouklin and S. Bandyopadhyay

Technical Digest of ISCS, IEEE Press, pp. 303-308 (2000);


See also, N. Kouklin, L. Menon and S. Bandyopadhyay, APL, 80, 1649 (2002)

Current voltage characteristics of few dots



*Room temperature
Coulomb blockade*



N. Kouklin, L. Menon and
S. Bandyopadhyay
APL, 80, 1649 (2002).




Measured resistivity of
alumina = $160 \text{ k}\Omega\text{-cm}$

See, N. Kouklin, et.
al. APL, 76, 460 (2000).

In collaboration with
Kurchatov Institute,
Moscow, Russia



Network Connectivity (Top view):



Circuit parameters based on measured values



- Single dot : $R_{\text{inter-dot}} = 640 \text{ M}\Omega$
- Single dot: $C_{\text{inter-dot}} = 5 \text{ aF}$
- Single dot: $C_{\text{substrate}} = 0.5 \text{ aF}$
- Single dot: Peak current = 1.5 nA
- Superdot (1 pixel = 6400 dots):
 $R_{\text{inter-superdot}} = 8 \text{ M}\Omega$
- Superdot: $C_{\text{inter-superdot}} = 4 \text{ fF}$
- Superdot: $C_{\text{substrate}} = 3.2 \text{ fF}$
- Superdot: Peak current = 0.1 μA

Since a pixel edge should be 10 times the wavelength of light, a typical pixel will contain about 6400 dots. A cluster of 6400 dots is called a “superdot”

A Quantum Dot Image Processor: Edge detection enhancement



t=0nsec



t=0.03nsec



t=0.1nsec



t=0.5nsec

*Very fast response
time of < 1 nsec*


A Quantum Dot Image Processor: Horizontal/vertical line detection



Horizontal line detection



$t=0\text{nsec}$




$t=0.1\text{nsec}$



$t=1\text{nsec}$

Vertical line detection



$t=0.05\text{nsec}$




$t=1\text{nsec}$

*Very fast response
time of 1 nsec*




Auto waves (1-Layer CNN)


Trigger Wave Formation




t=0.2 ns.



t=0.4 ns.




t=0.6 ns.



t=0.9 ns.

K. Karahaliloglu and S. Balkir,
“Nanostructure Array of Coupled
RTDs as Cellular Neural Networks,”
*International Journal of Circuit
Theory and Applications*, Vol. 31,
pp. 571-589, 2003.

Modifying NDR characteristics with infrared illumination



Modifying the NDR with illumination..
Programming with light

S. Bandyopadhyay, K. Karahaliloglu, S. Balkir, S. Pramanik Proc. IEE –CDS, 152, 85 (2005)



- Locally interconnected.. Only nearest neighbor connection
- Massively fault tolerant (simulation shows that architecture can work even if 30% of the devices fail)
- Reproducibility is not necessary. Architecture is based on collective computational models, where the cooperative interactions of many devices, acting in unison, matters. No single device is critical. We do not have to strive against stochasticity
- Switching speed is 0.1 psec
- Power dissipation is 0.01 nW/device
- Integration density achievable with self assembly techniques approaches 1 trillion devices per sq-cm
- Far ahead of the SIA International Technology Roadmap for Semiconductors for the year 2015